I. Introduction
Class AB buffers are required in low-power analog design and mixed-signal design to drive low impedance loads. In these scenarios, adequate dynamic performance must be compatible with low quiescent power consumption. This requirement is not viable if buffers operate in class A since, in this case, the load current is limited by the quiescent current of the output stage, leading to a tradeoff between slew rate and quiescent power. Class AB implementations solve this design constraint by providing dynamic currents to the load which are not limited by the quiescent currents. Several class AB buffers have been proposed which are mainly based on using a properly biased push-pull output stage [1] - [5] . However, typical shortcomings of these proposals are that the additional circuitry employed to get class AB operation often increases power consumption, decreases current efficiency (defined as the percentage of supply current that is delivered to the load), and sometimes does not feature accurate control of quiescent currents. Another typical shortcoming of some buffers is that there is a DC level shift between the input and the output voltage [6] , [7] , which is often dependent on temperature and process variations and that can be important if the buffer is used in a single-ended configuration.
In this paper, we propose a technique to systematically derive two-stage class AB unity-gain buffers from class A implementations. The technique is based on the use of quasifloating gate (QFG) techniques [8] - [11] which allow the inclusion of a class AB operation without requiring additional power consumption or supply voltage and featuring a simple and accurate control of quiescent currents.
The paper is organized as follows. Section II describes the 
systematic approach proposed and three design examples. Measurement results for a test chip prototype containing the three buffers and their class A versions are presented in section III. Finally, conclusions are drawn in section IV.
II. Systematic Design of Two-Stage Class AB Buffers Figure 1 illustrates the basic design principle proposed. A generic class A buffer formed by a two-stage Miller amplifier in unity-gain negative feedback and shown in Fig. 1(a) is transformed into the class AB version of Fig. 1(b) by properly including a floating capacitor and a large resistive device, that is, making the gate of M 2 a quasi-floating gate node. Details about the starting and resulting topologies are provided in the next paragraphs.
1. Class A Two-Stage Unity-Gain Buffer Figure 1 (a) shows a conventional two-stage class A unitygain buffer. Amplifier A represents a generic single-stage amplifier with DC gain A=G mA R A , where G mA and R A are the transconductance and output resistance of the amplifier. The negative feedback loop formed by the amplifier and transistor M 1 has a high DC loop gain of A ol =G mA R A g m1 (r o1 ||r o2 ), where g mi and r oi are the transconductance and output resistance of transistor M i , respectively. This high loop gain forces the output voltage to track the input voltage, being the DC closed-loop gain of the buffer:
Also, due to the action of the feedback loop, the output resistance is very low. It is given by out mA A m1
Stability of the feedback loop in Fig. 1(a) is enforced by creating a dominant pole f p1 at node X using Miller compensation by capacitor C C . A nulling resistor is often 
employed, as show in Fig. 1(a) . The non-dominant pole f p2 corresponds to the output node. These poles are:
where C X ≈C GS1 is the intrinsic capacitance at node X, yielding a bandwidth for the buffer of approximately 2 p2 3dB p2
where GB=A ol f p1 . Figure 2 illustrates in graphical form the dependence of the follower bandwidth on f p2 , both normalized by GB. Note that when f p2 >>GB, then f -3dB ≈GB; otherwise, f -3dB <GB, and f -3dB decreases as f p2 decreases (for example, when the load capacitor C L increases). Despite the high accuracy and low output resistance of the buffer of Fig. 1(a) , the maximum current that the circuit can deliver to the load is limited by the quiescent current I B of the output stage, which limits positive slew rate to
where C L is the load capacitor. Hence, a large slew rate requires large quiescent power consumption. Note that (5) assumes that amplifier A has enough driving capability in order not to additionally limit slewing.
Proposed Class AB Two-Stage Unity-Gain Buffer
To avoid this drawback, the class AB topology of Fig. 1 (b) can be derived which results from including a capacitor C bat between nodes X and Y and a large resistive device R large between node Y and the biasing voltage V B . This modification makes the gate of M 2 a quasi-floating node [9] with well established DC voltage V B but floating from a signal viewpoint. The static behavior of the circuit of Fig. 1(b) is identical to that of Fig. 1(a) since capacitance C bat has no effect in quiescent conditions, and there is no voltage drop in resistance R large . Hence, the quiescent current I B in the output branch is accurately controlled as it is the result of mirroring the current in M 3 , just as for the circuit of Fig. 1(a) . If necessary, the quiescent current could be made very small to save static power because it does not limit slew rate in the class AB circuit of Fig. 1(b) . A description follows. Assume that the input voltage V in increases. For the output voltage to accurately track such variation as fast as possible, a large current must be delivered to the load. This large current can be delivered in Fig.  1 (b) since an increase ΔV in at the input leads to a decrease -AΔV in at node X. Due to the large value of resistance R large capacitor C bat cannot discharge rapidly. Hence, this capacitor acts as a floating battery that translates this voltage decrease at node X to node Y, thus increasing the V SG of M 2 and providing the required output current. The decrease of voltage at node X also decreases the current in M 1 below I B , which also contributes to increasing the output current. Likewise, when input voltage decreases voltage at nodes X and Y increases, thus decreasing current in M 2 and increasing current in M 1 and resulting in a large current sunk from the load.
More specifically, RC high-pass filtering takes place between node X and node Y which is given by
where α=C bat /(C bat +C Y ), and C Y is the parasitic capacitance at node Y. Note that C Y leads to attenuation α from X to Y, which sets the minimum required value for C bat . Capacitance C Y is dominated by C GS2 . It is important to connect the top plate of C bat to node Y instead of the bottom plate to minimize C Y . The large resistance R large does not need to have a precise value as long as it is high enough to provide a cutoff frequency 1/[2πR large (C bat +C Y )] lower than the minimum frequency component in node X to be transferred to node Y. Process, voltage, and temperature variations affecting the value of R large are not relevant, and it can be implemented by a minimum-size diode-connected MOS transistor in a cutoff region or minimum-size transistor biased by another identical transistor in subthreshold region [12] , leading to a compact and powerefficient implementation. Simulated values of R large for this implementation range from 670 GΩ to 77 GΩ for a temperature interval from -40ºC to 120ºC. The corresponding cutoff frequency ranges from 0.23 Hz to 2 Hz. The only difference between the buffers of Fig. 1(a) and Fig.  1(b) in terms of small-signal operation is that M 2 is just a biasing transistor in Fig. 1(a) , but it contributes to the transconductance gain of the output stage in Fig. 1(b) . Hence, the small-signal expressions for the class A buffer in subsection II.1 apply by replacing g m1 by g m1 +αg m2 . Thus, the lowfrequency gain of the follower of Fig. 1(b) is given by (1), but here the loop gain increases to A ol =G mA R A (g m1 +αg m2 )(r o1 ||r o2 ).
The output resistance becomes ( )
The dominant pole f p1 and non-dominant pole f p2 become
where
with C Cb the bottom-plate to substrate capacitance of C bat . Hence, the QFG technique increases the follower gain and decreases the output resistance and dominant pole frequency. Note, however, that the product GB=A ol f p1 is the same as the class A follower. For C L >C X , the increase in C X from (9) is not significant in (8) and the increase in the numerator of f p2 shifts f p2 to higher frequencies. From (4), this may slightly increase bandwidth of the class AB buffer versus its class A counterpart, as shown in Table 1 . This increase is also observed in other QFG circuits [10] .
Under quiescent conditions, current in M 2 is I 2 =I B and
where V TH2 and β 2 =μ n C ox (W/L) M2 are the threshold voltage and transconductance factor, respectively, of transistor M 2 , and superscript Q indicates quiescent value. When a positive input step V step is applied to the buffer, voltage at node Y suddenly decreases by -αAV step , leading to a current in M 2 which becomes larger than I B :
Note from (11) that current I 2 is not bounded by I B , reflecting the class AB operation. For 
which leads to a SR increase over the class A topology:
In practice, slew rate may be limited to lower values. First, the output of amplifier A may saturate to a voltage V Asat . If
should replace αAV step in (13) and (14) reducing SR + . Second, slew rate limitation of amplifier A to drive the compensation capacitance C C and the intrinsic capacitance C Y may ultimately limit SR.
The proposed buffer of Fig. 1(b) can be regarded as an extension of the simple topology reported in [13] , replacing the input transistor by a generic input stage (amplifier A). A bulkdriven alternative realization of the follower in [13] is reported in [14] .
Note that the principle of operation of the two-stage operational transconductance amplifier (OTA) used in Fig. 1(b) is similar to that of a conventional class-AB two-stage OTA. In this latter case, a class AB push-pull output stage is also used; however, it is based on creating a DC level shift between the gates of the output transistors by diode-connected transistors. This conventional implementation increases static power and supply voltage requirements and does not feature accurate control of quiescent currents, which are dependent on process and temperature variations.
Implementation of Amplifier A
A new family of class AB buffers can be obtained by using different implementations for amplifier A in Fig. 1(b) , allowing design of such buffers in a systematic way. In this paper, we employ three possible realizations, shown in Fig. 3 .
In the circuit of Fig. 3(a) , gain is provided by M 5 . If just this transistor were used in the signal path, a DC level shift equal to the quiescent value of V GS5 would appear between the amplifier inputs. Such DC level shift depends on process and temperature variations, and also on the bulk effect if M 5 is not embodied in a well tied to its source terminal. To compensate for this DC level shift, a matched diode-connected transistor M 4 biased with the same current is included. Both M 4 and M 5 have been embodied in a common well tied to the common source terminal, thus avoiding the body effect (which was already strongly mitigated by the level shift cancellation scheme). The DC gain of the amplifier is A≈g m5 r o5 .
A second implementation of amplifier A is shown in Fig.  3(b) . It is an alternative biasing of the circuit of Fig. 3(a) aimed to tolerate a larger input common mode range. For this reason, cascode current sources are not employed. To preserve accuracy, transistor M 12 (matched with M 4 and M 5 ) is included. It provides the same V DS voltage to transistors M 13 and M 7 , so even when M 13 and M 7 enter triode region, the current across M 13 and M 14 will still be exactly half that of M 7 , thus yielding accurate voltage copy between the buffer input V in-and output V in+ . The DC gain is A≈g m5 (r o5| |r o11 ).
The third implementation in Fig. 3(c) is a conventional differential pair, providing a DC gain A≈g m5 (r o5| |r o11 ).
Note that the amplifiers in Fig. 3 do not have rail-to-rail common-mode input range; hence, the resulting buffer is not rail-to-rail. To solve this, the input transistors could be replaced by floating-gate MOS transistors as in [15] . Note also that the driving capability of these amplifiers is limited to 2I B . If this value is not enough, then adaptive biasing could be used in the circuits of Fig. 3 as in [16] , yielding a class AB amplifier.
III. Measurement Results
A total of six buffers were fabricated in a test chip prototype ). An off-chip load capacitor of 22 pF was employed, which added to the pad and board parasitics leads an estimated load capacitance of about 30 pF. Capacitor C bat was of 1 pF, C C =2 pF, and R large is a diode-connected PMOS of 1.5/0.6. Figure 5 shows the measured harmonic distortion of the three fabricated class AB buffers following the approach of Fig.  1(b) . Note that in all cases total harmonic distortion (THD) is below -60 dB for input amplitudes of 1 V pp and below -50 dB for input amplitudes of 2 V pp . Note also that distortion is dominated by the second-order harmonic. Therefore, a differential configuration would feature strongly reduced distortion levels dominated by the low third-order harmonic shown in the graphs of Fig. 5 .
As expected, the lowest distortion for high input amplitudes corresponds to the buffer using the amplifier of Fig. 3(b) , which is designed to tolerate the upper bias transistors to operate even in triode region. For low to medium input amplitudes, the buffer using the amplifier of Fig. 3(c) provides the best linearity, with THD < -70 dB for V in ≤ 1.5 V pp .
A comparison of the measured THD for the class A and class AB buffers of Fig. 1 is shown in Fig. 6 . The upper graph compares the buffers using amplifier A of Fig. 3(a) . The middle graph corresponds to the amplifier of Fig. 3(b) . The lower one corresponds to that of Fig. 3(c) . Note that although THD is similar for low input amplitudes, it strongly increases for the class A versions when input amplitude increases. This is due to slew-rate limitations of the class A buffers, which are unable to track the rate at which input voltage increases for this load capacitance, strongly distorting the output waveform. Figure 7 shows the measured response of the class A and AB buffers of Fig. 1 when an input square waveform of 100 kHz and 1.8 V pp is applied. The amplifier of Fig. 3(b) is used for both class A and class AB buffers. Note the increase in SR + , which is 0.32 V/μs for the class A buffer and 29 V/μs for the class AB version. Similar results are obtained for the two other amplifiers of Fig. 3 , which are not shown for brevity. Table 1 summarizes the main performance parameters of the six fabricated buffers. Buffer class AB numbers 1, 2, or 3 correspond to the circuit of Fig. 1(b) with amplifier of Figs. 3(a) to (c), respectively. Similar notation is used for the class A buffers based on Fig. 1(a) . Measurements in Table 1 show that the class AB buffers improve slew rate by an approximate factor of 100, improve bandwidth by around 20%, and they do not degrade quiescent power or noise performance compared with the class A versions, but require only a modest increase in silicon area.
Comparison with some other class AB followers previously reported is shown in Table 2 . Dynamic performance is difficult to compare since different loads and supply currents are used in different papers. To overcome this issue, Table 2 shows the current efficiency of the output stage (I max /I bias ), that is, the ratio between the maximum output current I max ≈SR + ·C L and the bias current I bias of the output branch. It can be observed that the three class AB topologies presented here show higher current efficiency driving the load than the other references in Table 2 . Also in Table 2 , the ratio between I max and the total quiescent current supplied I supply is shown. The proposed buffers also compare favorably in terms of this ratio as well as in linearity and silicon area (considering the differences in feature size). High-performance class AB buffers can be made featuring the high accuracy and dynamic range from class AB threestage amplifiers [5] . The focus in this work is on micropower buffers for which having less stages is beneficial. However, the technique proposed could be expanded to three-stage implementations by using the idea of Fig. 1(b) at the output stage.
IV. Conclusion
A new and systematic way of designing class AB unity-gain buffers has been presented. The proposed method is based on using QFG transistors in the output stage of the general scheme Fig. 1(a) . Measurements demonstrate a notable improvement of dynamic performance with a minor penalty in terms of silicon area. The slew rate improvement factor is nearly 100. The resulting buffers can be applied in systems requiring accurate operation with very low quiescent power consumption.
